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Abstract—The characteristic performance of n-type and p-type inversion (IM) mode, 
accumulation (AC) mode and junctionless (JL) mode, bulk Germanium FinFET device 
with  3-nm gate length (LG) are demonstrated by using 3-D quantum transport device 
simulation. The simulated bulk Ge FinFET device exhibits favorable short channel 
characteristics, including drain-induced barrier lowering (DIBL<10mV/V), sub 
threshold slope (SS~64mV/dec.). Electron density distributions in ON-state and OFF-
state also show that the simulated devices have large ION/IOFF ratios.  Homogenous  
source/drain doping is maintained and only the channel doping is varied among 
different operating modes. Also, a constant threshold voltage |VTH|~0.31V is 
maintained. Moreover, the calculated quantum capacitance (CQ) values of the Ge 
nanowire emphasizes the importance of quantum confinement effects (QCE) on the 
performance of the ultra-scaled devices.
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1. Introduction
Germanium promises to keep Moore's law alive even in sub-10nm Technology and is 
considered as a promising candidate to mitigate the constraints that arise in such ultra-
scaled devices [1-2]. Whilst ultra-scaled Silicon based devices are demonstrated both 
theoretically and experimentally, [3-4] drive current (IDSAT) saturation and degraded 
performances of bulk Si CMOSFET limits the prospects of further scaling. Ge offers 
various advantages over its counterpart Si such as higher injection velocity, higher 
mobility, higher density-of-states and higher drive current, low contact resistance with 
metals, low processing temperature for process integration and smaller gate delay [5-9].
Especially when device dimensions shrink below sub 10-nm nodes, the device 
performances are heavily influenced by quantum confinement effects. In particular, the 
band diagram, valley-splitting in different sub-bands, charge distribution in different 
valleys, charge density occupied in the lowest sub-bands, density of states and effective 
mass are highly dependent on type of material used in the channel and the gate 
electrostatics. Germanium will be more advantageous than Si in sub-10nm device nodes. 
Hence various research groups are focusing on gate dielectrics, metal gates for Ge, 
surface passivation in Ge MOSFET and integration of Ge with Si. Such Ge transistors 
with admirable electrical characteristics were demonstrated by many research groups in 
the past [10-12]. In this work, we analyzed the performance of scaled Germanium 
FinFETs and compared their device characteristics with a 3-nm bulk Silicon FinFET 
with similar device dimensions [13]. As Germanium is a potential material, this paper 
tries to explore the transport properties and the effect of quantum confinement on 
performance of Ge-based transistors. In this work, we for the first time report the charge 
distribution in different sub-bands of Ge devices. We have compared Si and Ge device 
density of states and band structure too.  Junctionless (JL) devices with homogenous 
source drain doping will be the preferred mode of operation in ultra-scaled logic devices 
due to the various advantages such as reduced scattering and simpler device fabrication 
processes [14-17]. Thus we comprehensively analyzed the JL mode of operation which 
will serve as a benchmark for future scaled device dimensions. 
2. Simulation Approach
2.1 Device Structure
Fig. 1 shows the structure of the simulated device. We applied oxide thickness (EOT) of 
0.3 nm. A nano-fin structure (LG =FW=FH=3 nm) with gate length (LG), fin width (FW) 
and fin height (FH) of 3-nm is used. A constant source/drain doping concentration of 
1.0x1020 cm-3 is used in all modes of device operation. The channel concentration of JL 
and IM FinFET is set to 1.0x1020cm-3 and 1.0x1018 cm-3 respectively. The Bulk doping 
concentration used for the device simulation is 5x1018cm-3. A work function value of 
4.40eV is used for IM and JL NFETs; whereas, AC NFETs are simulated with work 
function 4.41eV. In case of p-type IM and AC modes, work function used is 4.37eV; 
whereas, p-type JL mode is simulated with a work function of 4.33eV.
Fig. 1. Simulated IM, AC & JL mode Germanium Bulk FinFET device with 3-nm nano-
fin structure (LG=FW=FH=3nm).
2.2 Simulation Model
We have used the Atomistix Toolkit software packages [18-20] that uses density 
functional theory (DFT) to investigate electrical properties of hydrogen-passivated Si 
and Ge nanowires. The generalized gradient approximation (GGA) proposed by Perdew, 
Burke, and Ernzerhof (PBE) was adopted for exchanged and correlation functional [21]. 
The double-ζ singly polarized (DZP) pseudo atomic orbital basis set generated by the 
Fritz-Haber Institute (FHI), and 75 Ha of cutoff energy for electron density are used. All 
atoms are fully relaxed until maximum force of any atoms becomes less than 0.05 eV/Å. 
With optimized atomic structures of Si and Ge nanowire, we calculated quantum 
capacitance using [22];
 (1)𝐶𝑄 = 𝑒24𝑘𝑇∫𝑔(𝐸)𝑠𝑒𝑐ℎ2 𝐸 ‒ 𝐸𝐹2𝑘𝑇 𝑑𝐸
where k, e, T, g(E), and EF are Boltzmann constant, elementary charge, temperature, 
density-of-states (DOS) and Fermi-level energy, respectively. For DOS calculations, we 
have applied  51×1×1 Monkhorst-Pack k-grids.
The device characteristics are obtained by solving 3D quantum transport equations 
provided by robust Synopsys Sentaurus tool. To include quantization effects, a 
potential-like quantity Λn (electrons) and Λp (holes) are introduced in density 
calculation. 
 (2)𝑝 = 𝑁𝑣 𝐹1/2 (𝐸𝐹,𝑝 - 𝐸𝑣 - 𝛬𝑝𝑘 𝑇𝑝 )
  (3)𝑛 = 𝑁𝑐 𝐹1/2 (𝐸𝑣 - 𝐸𝐹,𝑛 - 𝛬𝑛𝑘 𝑇𝑛 )
n and p are the electron and hole concentrations respectively;  Nv and Nc are the 
effective density of  states of valence band Ev and conduction band Ec respectively; 
Fermi–Dirac integral  is given by F1/2 ; Tn and Tp  denotes electron temperature and hole 
temperature respectively;
                              (4)𝛬𝑝 = -  𝛾 ћ212𝑚𝑝[∇2𝑙𝑛 𝑝 + 12(∇𝑙𝑛 𝑝)2 ]
                             (5)𝛬𝑛 =  𝛾 ћ212𝑚𝑛   [∇2𝑙𝑛 𝑛 + 12(∇𝑙𝑛 𝑛)2 ]
This quantum device simulation considers other models such as, the band-gap 
narrowing model, S–R–H recombination with doping dependent models and band-to-
band tunneling (BTBT) model [17, 23]. In ultra-scaled Ge FinFETs, quantum 
confinement effects (QCE) results in band gap widening and mitigates the BTBT 
leakage; doping is optimized to prevent source-drain tunneling in our structure [24-26]. 
The Mathiessen’s mobility model accounts for the mobility calculated in the device 
simulation.  Furthermore details are available in [17, 23].
3. Results and Discussion
As shown in Fig. 2, the effect of confinement on charge dynamics, can be studied using 
Eigen functions of the first four sub bands in Ge nanowire which is accurately captured 
using multi-sub band Monte Carlo solver solving a 3D Poisson - 2D Schrödinger 
equations [27, 28]. Edges are the boundaries of the semiconductor and oxide. Wave-
function is very small in sub-bands of Γ (Gamma) valley. The L and X valleys, 
(especially lowest sub bands 1 and 2) contribute largely with physically significant 
wave-function and others sub bands are depleted of carriers. Energetically, from sub-
bands, the lowest valleys provide large contribution to the overall electron transport 
[29]. We clearly see that there is a coupling in Y-Z directions of the L and X valleys 
which induces the alignment of the Eigen-states diagonally along the 3-D channel cross-
section.
 
Fig. 2. Eigen functions of the first four sub bands in Ge nanowire with a diameter of 3-
nm.
 
Fig. 3. Band structure and density-of-states of the hydrogen passivated Si and Ge 
nanowire structures calculated based on DFT GGA method with the effective mass 
values shown in the inset.
Fig. 3 shows the band structure and DOS of the simulated 3nm Ge and Si nanowire 
calculated by DFT-GGA method. Quantum capacitance (CQ) is proportional to DOS. 
When the Fermi-level is at the conduction-band-edge (CBE), at 300K, the CQ for a 
highly doped Si and Ge nanowire is around 3.8748 fF/µm and 1.6552 fF/µm 
respectively. Clearly, the CQ of Ge is lower than Si. The extracted effective mass in Ge 
is h =0.147me. Germanium has smaller effective mass than Silicon. Thus for scaled 𝑚𝐺𝑒𝐺
devices, in QC limit, depending on operating conditions, performance of Ge and Si 
devices are comparable.
Fig. 4. ID-VG of the Ge Bulk FinFET operating in (a) IM, (b) AC & (c) JL  modes; with 
SS and DIBL values shown inset.
Fig. 4 shows the transfer characteristics of the simulated Ge FinFETs. The ISAT of Ge 
PFET is around 3.3×10-4 A/µm. The ISAT of Si PFET is around 2.8×10-4 A/µm. Fig. 
4(a) and Fig.4(b), shows that IM & AC mode have similar characteristics. The IM PFET 
DIBL value is ~5X times higher for Si compared to Ge. The effective gate length in JL 
device is larger than the physical gate length. Hence as shown in Fig. 4(c) the ID-VG of 
Ge JL NFET achieves almost ideal SS value of 65.92 mV/dec. and Si JL NFET has SS 
value of 77.37 mV/dec. The DIBL value of Ge JL PFET and Si JL PFET are 8.38mV/V 
and 40.20mV/V, resp. which proves that JL devices have better immunity to short 
channel effects (SCE). By using optimum doping, SCE can be tuned [24]. It is 
noteworthy, that off-state current is low owing to the scaled nano-fin. The ultra-scaled 
nano-fin provides good electrostatic controllability of gate intrinsically which improves 
device characteristics.
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Fig. 5. ID-VD output characteristics curves of the Ge Bulk FinFET operating in JL mode; 
inset with  overdrive voltage (VOV), |VOV| = |VG－ VTH|.
Fig. 5 shows the ID-VD output characteristics curves of Ge PFET operating in 
junctionless mode. Owing to the light hole effective mass (h =0.147me) the quantum 𝑚𝐺𝑒𝐺
capacitance (CQ) is low in Ge devices compare to Si devices, which in turn degrades 
gate to channel capacitance  (as CG ≅ CQ, in QC limit). We are currently investigating 
the influence of quantum confinement on scattering in Ge devices with more 
sophisticated simulation tools, in detail for possible future communication.
Fig. 6. Electric field distributions (bottom) and electron density distributions (top) of the 
n-type IM and JL devices along the  3-D channel cross-section when the devices operate 
in (a) on state (VGS = 0.7V) and (b) off state (VGS=0V).
Fig. 6 compares electrostatic potential and electron density distribution along the nano-
fin channel cross-section in Ge IM & JL NFETs. The charge transport path is localized 
within the fin cross-section and does not penetrate the substrate, thus leakage path can 
be shut off [30]. Fig. 6(a) & Fig. 6(b), shows n-type Ge Bulk FinFET on-state 
(VGS=0.7V) and off-state (VGS=0V) electric field distribution respectively; the charge 
carriers occupy the nano-fin cross-section fully; hence, the current conduction path is 
almost similar in IM and JL devices.
4. Conclusion
In conclusion, we analyzed, the performance of Ge FinFETs with 3-nm gate length in 
JL, IM and AC modes. Ge devices have comparable device characteristics to that of Si. 
However, smaller effective mass of Germanium results in degradation of quantum 
capacitance. The observed transfer, output characteristics iterates the fact that quantum 
confinement effects will play a vital role in determining the performance of ultra-scaled 
Ge logic devices.
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Highlights 
 Quantum confinement effects will influence performances of ultra-scaled nano-
devices.
 Especially, the band diagram, valley-splitting in different sub-bands, charge 
distribution in different valleys, charge density occupied in the lowest sub-bands, 
density of states and effective mass will determine the characteristics of devices. 
 Junctionless Germanium Transistors will provide the optimum device 
performance in scaled dimensions. 
